

PIC16(L)F1615/1619 Family Silicon Errata and Data Sheet Clarification

The PIC16(L)F1615/1619 family devices that you have received conform functionally to the current Device Data Sheet (DS40001770A), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).


The errata described in this document will be addressed in future revisions of the PIC16(L)F1615/1619 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**A4**).

Data Sheet clarifications and corrections start on [page 3](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
 - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC16(L)F1615/1619 silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

| Part Number | DEVICE ID<13:0> ^(1,2) | |
|-------------|----------------------------------|----------------------------------|
| | DEV<8:0> | Revision ID for Silicon Revision |
| | | A4 |
| PIC16F1615 | 307Ch | 4h |
| PIC16LF1615 | 307Eh | 4h |
| PIC16F1619 | 307Dh | 4h |
| PIC16LF1619 | 307Fh | 4h |

Note 1: The Device ID is located in the configuration memory at address 8006h.

2: Refer to the “PIC12(L)F1612/16(L)F161X Memory Programming Specification” (DS40001720) for detailed information on Device and Revision IDs for your specific device.

PIC16(L)F1615/1619

TABLE 2: SILICON ISSUE SUMMARY

| Module | Feature | Item Number | Issue Summary | Affected Revisions ⁽¹⁾ |
|--------|---------|-------------|-----------------|-----------------------------------|
| | | | | A4 |
| None | N/A | N/A | No known issues | N/A |

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A4**).

None.

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001770A):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: eXtreme Low-Power (XLP) Features

The line stating:

- Secondary Oscillator: 500 nA @ 32 kHz should be removed. This device does not have a secondary oscillator feature.

2. Module: Electrical Characteristics

Parameters D080A and D090A should be as follows:

| Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|---|------|--|------|------|------|-------|--|
| Param. No. | Sym. | Characteristic | Min. | Typ† | Max. | Units | Conditions |
| D080A | VOL | Output Low Voltage⁽³⁾ | | | | | |
| | | High Drive I/O ⁽¹⁾ | — | 2.5V | — | V | I _{OL} = 100 mA, V _{DD} = 5.0V |
| D090A | VOH | Output High Voltage⁽³⁾ | | | | | |
| | | High Drive I/O ⁽¹⁾ | — | 2.5V | — | V | I _{OL} = 100 mA, V _{DD} = 5.0V |

3. Module: Electrical Characteristics

Parameter OS08 should be as follows:

| Standard Operating Conditions (unless otherwise stated) | | | | | | | | |
|---|-------|---|-----------------|------|------|------|-------|------------|
| Param. No. | Sym. | Characteristic | Freq. Tolerance | Min. | Typ† | Max. | Units | Conditions |
| OS08 | HFosc | Internal Calibrated HFINTOSC Frequency ⁽¹⁾ | — | — | 16.0 | — | MHz | (Note 2) |

4. Module: Electrical Characteristics

For Table 35-8, Note 2 should read as follows:

2: See Figure 35-6: “HFINTOSC Frequency Accuracy over Device V_{DD} and Temperature”.

5. Module: Electrical Characteristics

Table 35-17 Parameters ZC02 and ZC03 should be as follows:

| Param. No. | Sym. | Characteristics | Min. | Typ. | Max. | Units | Comments |
|------------|-------|-----------------|------|------|------|-------|----------|
| ZC02 | ZCSRC | Source current | — | -300 | -600 | μA | |
| ZC03 | ZCSNK | Sink current | — | 300 | 600 | μA | |

PIC16(L)F1615/1619

6. Module: DC and AC Characteristics Graphs and Charts

The following two graphs should be added to the graphs:

FIGURE 36-7: V_{OH} vs. I_{OH} OVER TEMPERATURE FOR HIGH DRIVE PINS, $V_{DD} = 5.0V$





FIGURE 36-8: V_{OL} vs. I_{OL} OVER TEMPERATURE FOR HIGH DRIVE PINS, $V_{DD} = 5.0V$



7. Module: DC and AC Characteristics Graphs and Charts

Figures 36-29 and 36-30 graphs should be removed from the document

8. Module: PPS

Table 13-2 should be as follows:

TABLE 13-2: AVAILABLE PORTS FOR OUTPUT BY PERIPHERAL⁽²⁾

| RxyPPS<4:0> | Output Signal | PIC16(L)F1618 | | | PIC16(L)F1614 | |
|-------------|-------------------------|---------------|-------|-------|---------------|-------|
| | | PORTA | PORTB | PORTC | PORTA | PORTC |
| 11xxx | Reserved | • | • | • | • | • |
| 10111 | Reserved | • | • | • | • | • |
| 10110 | Reserved | • | • | • | • | • |
| 10101 | Reserved | • | • | • | • | • |
| 10100 | Reserved | • | • | • | • | • |
| 10011 | DT | • | • | • | • | • |
| 10010 | TX/CK | • | • | • | • | • |
| 10001 | SDO/SDA ⁽¹⁾ | • | • | • | • | • |
| 10000 | SCK/SCL ⁽¹⁾ | • | • | • | • | • |
| 01111 | PWM4_out | • | • | • | • | • |
| 01110 | PWM3_out | • | • | • | • | • |
| 01101 | CCP2_out | • | • | • | • | • |
| 01100 | CCP1_out | • | • | • | • | • |
| 01011 | CWG1OUTD ⁽¹⁾ | • | • | • | • | • |
| 01010 | CWG1OUTC ⁽¹⁾ | • | • | • | • | • |
| 01001 | CWG1OUTB ⁽¹⁾ | • | • | • | • | • |
| 01000 | CWG1OUTA ⁽¹⁾ | • | • | • | • | • |
| 00111 | LC4 | • | • | • | • | • |
| 00110 | LC3 | • | • | • | • | • |
| 00101 | LC2_out | • | • | • | • | • |
| 00100 | LC1_out | • | • | • | • | • |
| 00011 | ZCD1_out | • | • | • | • | • |
| 00010 | sync_G2OUT | • | • | • | • | • |
| 00001 | sync_C1OUT | • | • | • | • | • |
| 00000 | LATxy | • | • | • | • | • |

Note 1: TRIS control is overridden by the peripheral as required.

Note 2: Unsupported peripherals will output a '0'.

PIC16(L)F1615/1619

9. Module: Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART):

Section 25.4.2 should read as follows:

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. **The RCIDL bit will remain false ('0') until the fifth rising edge at which time the RCIDL bit will be set. If the RCREG is read after the overflow occurs but before the fifth rising edge then the fifth rising edge will set the RCIF again. Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the sync character fifth rising edge. If any falling edges of the sync character have not yet occurred when the ABDEN bit is cleared then those will be falsely detected as Start bits. The following steps are recommended to clear the overflow condition:**

1. Read RCREG to clear RCIF.
2. If RCIDL is zero then wait for RCIF and repeat step 1.
3. Clear the ABDOVF bit

10. Module: Comparator

Register 19-1 should be as follows:

REGISTER 19-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

| | | | | | | | |
|---------|-------|---------|---------|-----|---------|---------|---------|
| R/W-0/0 | R-0/0 | U/U-0/0 | R/W-0/0 | U-0 | R/W-1/1 | R/W-0/0 | R/W-0/0 |
| CxON | CxOUT | — | CxPOL | — | CxSP | CxHYS | CxSYNC |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

- bit 7 **CxON:** Comparator Enable bit
 1 = Comparator is enabled
 0 = Comparator is disabled and consumes no active power
- bit 6 **CxOUT:** Comparator Output bit
If CxPOL = 1 (inverted polarity):
 1 = CxVP < CxVN
 0 = CxVP > CxVN
If CxPOL = 0 (non-inverted polarity):
 1 = CxVP > CxVN
 0 = CxVP < CxVN
- bit 5 **Unimplemented:** Read as '0'
- bit 4 **CxPOL:** Comparator Output Polarity Select bit
 1 = Comparator output is inverted
 0 = Comparator output is not inverted
- bit 3 **Unimplemented:** Read as '0'
- bit 2 **CxSP:** Comparator Speed/Power Select bit
 1 = Comparator operates in normal power, higher speed mode
 0 = Comparator operates in Low-power, Low-speed mode
- bit 1 **CxHYS:** Comparator Hysteresis Enable bit
 1 = Comparator hysteresis enabled
 0 = Comparator hysteresis disabled
- bit 0 **CxSYNC:** Comparator Output Synchronous Mode bit
 1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source.
 Output updated on the falling edge of Timer1 clock source.
 0 = Comparator output to Timer1 and I/O pin is asynchronous

PIC16(L)F1615/1619

11. Module: Capture/Compare/PWM Modules

Section 26.1.6 Capture Output should read as follows:

26.1.6 CAPTURE OUTPUT

Whenever a capture occurs, the output of the CCP will go high for a period equal to one system clock period ($1/F_{osc}$). This output is available as an input signal to the CWG, as an auto-conversion trigger for the ADC, as an External Reset Signal for the TMR2 modules, as a window input to the SMT, and as an input to the CLC module. In addition, **the CCPx pin output can be mapped to output pins through the use of PPS (see 13.2 “PPS Outputs”)**.

12. Module: Capture/Compare/PWM Modules

Section 26.2.5 Capture Output should read as follows:

26.2.5 CAPTURE OUTPUT

When in Compare mode, the CCP will provide an output upon the 16-bit value of the CCPRxH:CCPRxL register pair matching the TMR1H:TMR1L register pair. The compare output depends on which Compare mode the CCP is configured as. If the MODE bits of CCPxCON register are equal to '1011' or '1010', the CCP module will output high, while TMR1 is equal to CCPRxH:CCPRxL register pair. This means that the pulse width is determined by the TMR1 prescaler. If the MODE bits of CCPxCON are equal to '0001' or '0010', the output will toggle upon a match, going from '0' to '1' or vice-versa. If the MODE bits of CCPxCON are equal to '1001', the output is cleared on a match, and if the MODE bits are equal to '1000', the output is set on a match. This output is available as an input signal to the CWG, as an auto-conversion trigger for the ADC, as an external Reset signal for the TMR2 modules, as a window input to the SMT, and as an input to the CLC module. In addition, **the CCPx pin output can be mapped to output pins through the use of PPS (see 13.2 “PPS Outputs”)**.

13. Module: Capture/Compare/PWM Modules

Section 26.4.7 PWM Output should read as follows:

26.4.7 PWM OUTPUT

The output of the CCP in PWM mode is the PWM signal generated by the module and described above. This output is available as an input signal to the CWG, as an auto-conversion trigger for the ADC, as an external Reset signal for the TMR2 modules, as a window input to the SMT, and as an input to the CLC module. In addition, **the CCPx pin output can be mapped to output pins through the use of PPS (see 13.2 “PPS Outputs”)**.

14. Module: Capture/Compare/PWM Modules

Register 26-1 should be as follows:

REGISTER 26-1: CCPxCON: CCPx CONTROL REGISTER

| | | | | | | | |
|---------|---------|-----|---------|-----------|---------|---------|---------|
| R/W-0/0 | U/U-0/0 | R-x | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| EN | — | OUT | FMT | MODE<3:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|----------------------|----------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Reset |
| '1' = Bit is set | '0' = Bit is cleared | |

- bit 7 **EN:** CCPx Module Enable bit
 1 = CCPx is enabled
 0 = CCPx is disabled
- bit 6 **Unimplemented:** Read as '0'
- bit 5 **OUT:** CCPx Output Data bit (read-only)
- bit 4 **FMT:** CCPW (Pulse-Width) Alignment bit
 If **MODE = PWM Mode**
 1 = Left-aligned format, CCPRxH <7> is the MSB of the PWM duty cycle
 0 = Right-aligned format, CCPRxL <0> is the LSB of the PWM duty cycle
- bit 3-0 **MODE<3:0>:** CCPx Mode Selection bit
 11xx = PWM mode
 1011 = Compare mode: Pulse output, clear TMR1
 1010 = Compare mode: Pulse output (0 - 1 - 0)
 1001 = Compare mode: clear output on compare match
 1000 = Compare mode: set output on compare match
 0111 = Capture mode: every 16th rising edge
 0110 = Capture mode: every 4th rising edge
 0101 = Capture mode: every rising edge
 0100 = Capture mode: every falling edge
 0011 = Capture mode: every rising or falling edge
 0010 = Compare mode: toggle output on match
 0001 = Compare mode: Toggle output and clear TMR1 on match
 0000 = Capture/Compare/PWM off (resets CCPx module) (reserved for backwards compatibility)

15. Module: Complimentary Waveform Generator (CWG) Module

Register 28-8 should be removed.

PIC16(L)F1615/1619

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (12/2014)

Initial release of this document.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-912-1

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Pforzheim
Tel: 49-7231-424750

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

03/25/14